

# BINARY ADDERS TO IMPROVE ENERGY EFFICIENT USING QUANTUM DOT CELLULAR AUTOMATA

**Kannan.D<sup>1</sup>, Subash.M<sup>2</sup>, V.B.Bhapith<sup>3</sup>**

<sup>1,2</sup> *U.G Student, Department of Electronics and Communication Engineering,*

*Raja College of Engineering and Technology, Madurai, Tamilnadu,(India)*

<sup>3</sup> *Assistant Professor, Department of Electronics and Communication Engineering,*

*Raja College of Engineering and Technology, Madurai, Tamilnadu, (India)*

## ABSTRACT

*As transistors decrease in size more and more of them can be accommodated in a single die, thus increasing chip computational capabilities. However, transistors cannot get much smaller than their current size. The quantum-dot cellular automata (QCA) approach represents one of the possible solutions in overcoming this physical limit, even though the design of logic modules in QCA is not always straightforward. Many logical circuits are designed using QCA which consume low power. Designing of adders using QCA. Increase on number of new results on adders. To design adders and detailed simulation using QCAD designer. The performance is increased by adder. Delay performance compared to Ripple carry adder (RCA).*


**Keywords:** *QCA CELL, RCA Adder*

## I. INTRODUCTION

Quantum Dot cellular Automata (QCA) don't use transistors. Basic element of QCA is a quantum cell; each quantum cell has electrons in them. Electron transmission occurs on the columbic interaction of the electrons. QCA encodes binary information in the charge configuration within a cell. QCA is an advanced research program and efforts are made to reduce the complexity of the circuits. In this brief, an innovative technique is presented to implement high-speed low-area adders in QCA. Theoretical formulations demonstrated for CLA and parallel-prefix adders are here exploited for the realization of a novel 2-bit addition slice. The latter allows the carry to be propagated through two subsequent bit-positions with the delay of just one majority gate (MG). In addition, the clever top level architecture leads to very compact layouts, thus avoiding unnecessary clock phases due to long interconnections.


## II. QCA CELL

A quantum-dot cellular automata (QCA) is a square nanostructure of electron wells having free electrons. Each cell has four quantum dots. The four dots are located in the four corners. The cell can be charged with two free electrons.




A QCA is a nanostructure having as its basic cell a square four quantum dots structure charged with two free electrons able to tunnel through the dots within the cell. Because of Columbic repulsion, the two electrons will always reside in opposite corners. The locations of the electrons in the cell (also named polarizations P) determine two possible stable states that can be associated to the binary states 1 and 0.

Even though these addition circuits use different topologies of the generic FA, they have a carry-in to carry-out path consisting of one MG, and a carry-in to sum bit path containing two MGs plus one inverter. As a consequence, the worst case computational paths of the n-bit RCA and the n-bit CFA consist of  $(n+2)$  MGs and one inverter.




**Figure 1: QCA Majority Voter**

In particular, the auxiliary propagate and generate signals, namely  $p_i = a_i + b_i$  and  $g_i = a_i \cdot b_i$ , are computed for each bit of the operands and then they are grouped four by four. Such a designed n-bit CLA has a computational path composed of  $7+4 \times (\log_4 n)$  cascaded MGs and one inverter. This can be easily verified by observing that, given the propagate and generate signals (for which only one MG is required), to compute grouped propagate and grouped generate signals; four cascaded MGs are introduced in the computational path. In addition, to compute the carry signals, one level of the CLA logic is required for each factor of four in the operands word-length. This means that, to process nbit addends,  $\log_4 n$  levels of CLA logic are required, each contributing to the computational path with four cascaded MGs. When n-bit operands are processed, its worst case computational path consists of  $4 \times \log_2 n - 3$  cascaded MGs and one inverter. Apart from the level required to compute propagate and generate signals, the prefix tree consists of  $2 \times \log_2 n - 2$  stages.



**Figure 2: And Gate**




**Figure 3: Or Gate**


To introduce the novel architecture proposed for implementing ripple adders in QCA, let consider two n-bit addends  $A = a_{n-1} \dots a_0$  and  $B = b_{n-1} \dots b_0$  and suppose that for the  $i$  th bit position (with  $i = n - 1 \dots 0$ ) the auxiliary propagate and generate signals, namely  $p_i = a_i + b_i$  and  $g_i = a_i \cdot b_i$ , are computed.  $c_i$  being the carry produced at the generic  $(i-1)$ th bit position, the carry signal  $c_{i+2}$ , furnished at the  $(i+1)$ th bit position, can be

computed using the conventional CLA logic reported. In this way, the RCA action, needed to propagate the carry  $c_i$  through the two subsequent bit positions, requires only one MG.

Conversely, conventional circuits operating in the RCA fashion, namely the RCA and the CFA, require two cascaded MGs to perform the same operation. In other words, an RCA adder designed as proposed has a worst case path almost halved with respect to the conventional RCA and CFA.




**Figure 4: Conventional Adder**



**Figure 5: Conventional Adder**

### III. RESULTS AND DISCUSSION



**Figure 5: Adder with 64 bit**

### IV. CONCLUSION

A new adder designed in QCA was presented. It achieved speed performances higher than all the existing QCA adders, with an area requirement comparable with the cheap RCA and CFA demonstrated. The novel adder operated in the RCA fashion, but it could propagate a carry signal through a number of cascaded MGs significantly lower than conventional RCA adders. In addition, because of the adopted basic logic and layout strategy, the number of clock cycles required for completing the elaboration was limited. A 64-bit binary adder designed as described in this brief exhibited a delay of only nine clock cycles, occupied an active area of  $19.72 \mu\text{m}^2$ , and achieved an ADP of only 169.48.

### REFERENCES

- [1] C. S. Lent, P. D. Tougaw, W. Porod, and G. H. Bernstein, "Quantum cellular automata," *Nanotechnology*, vol. 4, no. 1, pp. 49–57, 1993.
- [2] M. T. Niemer and P. M. Kogge, "Problems in designing with QCAs: Layout = Timing," *Int. J. Circuit Theory Appl.*, vol. 29, no. 1, pp. 49–62, 2001.

- [3] J. Huang and F. Lombardi, Design and Test of Digital Circuits by Quantum-Dot Cellular Automata. Norwood, MA, USA: Artech House, 2007..
- [4] W. Liu, L. Lu, M. O'Neill, and E. E. Swartzlander, Jr., "Design rules for quantum-dot cellular automata," in Proc. IEEE Int. Symp. Circuits Syst., May 2011, pp. 2361–2364.
- [5] K. Kim, K. Wu, and R. Karri, "Toward designing robust QCA architectures in the presence of sneak noise paths," in Proc. IEEE Design, Autom. Test Eur. Conf. Exhibit., Mar. 2005, pp. 1214–1219.