Thara. R<sup>1</sup>, Parthasarathi.R<sup>2</sup>

<sup>1</sup> B.E Electronics & Communication Engineering, K.L.N College of Information Technology, TVS nagar, Madurai, (India)

<sup>2</sup>Assistant Professor, Dept of ECE, K.L.N college of Information Technology, Madurai, (India)

## ABSTRACT

This project presents a multiplier. This multiplier is designed using Dual Mode Square adder. The dual mode square adder has low energy dissipation also yield high performance. As it works in dual mode operation it works with less delay. Dual mode adder simplifies the usage of dual mode addition in a pipelined processor, while further reducing the computation energy compared to dual mode adder implementation, the proposed multiplier with dual mode square adder can achieve less area, high speed, less propagation delay time.

Key Words: DM<sup>2</sup>, DMADD, DML,LSB,VHDL.

## **I. INTRODUCTION**

The multiplier is designed in the way that it yields low energy and high performance. The design was implemented using the mixture of both behavioral design and rtl design. The multiplier has a controller to control the circuit. This controller circuit will command other modules. The multiplier circuit will multiply the value given by the multiplicand circuit. The dual mode square adder will perform the addition operation. This dual mode square adder is a combination of two technology dual mode adder and dual mode logic. The first method is dual-mode addition (DMADD). It takes advantage of the carry probability to perform low-power addition and leading to a considerable energy reduction of up to 50% compared to conventional designs. However, it requires some pipeline modifications to support multi-cycle addition. The second method is a logic gate topology called dual mode logic (DML) comprising static and dynamic operation modes within the same gate.

## **II. BLOCK DIAGRAM**

The Multiplier is constructed using the essential parts in Fig1. It consists of controller, multiplicand,  $DM^2$  adder and multiplier result. The controller is the heart of circuit that controls the circuit using the START and STOP Signal. Multiplier is generally preferred in Digital signal processing, CPU the Central Processing Unit. Multiplier with less area occupation and high delay is a challenging task. But the proposed method reduces the delay and increases the performance of Multiplier as the adder included is Dual Mode Square Adder. This DM<sup>2</sup> adder has high performance and less delay which in turn make the multiplier to achieve the required result.

IJEEE, Volume 07, Issue 01, Jan-June 2015

#### ISSN-2321-2055 (E)

http://www.arresearchpublication.com

IJEEE, Volume 07, Issue 01, Jan- June 2015



#### Fig 1. Block Diagram of Multiplier

The controller will receive the start signal then it will load the values in the multiplicand and multiplier result's shift register. The controller works by add and shift logic. The multiplicand and  $DM^2$  adder will pass the value to multiplier result. Then the multiplied value will be achieved through the output from multiplier. The dual mode square adder works in two ways 8 bit Ripple Carry adder and two 4 bit carry select adder.



Fig 2 Multiplicand Block Diagram

ISSN-2321-2055 (E)

http://www.arresearchpublication.com

IJEEE, Volume 07, Issue 01, Jan- June 2015







Fig 4 Carry Select Adder

http://www.arresearchpublication.com

IJEEE, Volume 07, Issue 01, Jan-June 2015



## Fig: 5 Ripple Carry Adder

The 8-bit ripple carry adder is composed of 8 individual full adders connected in a chain. In this case, the carry out of each full adder is the carry in of the following full adder. The limiting speed factor in this approach is the delay from the first full adder to the outputs of the final full adder. In order to try and improve the speed of the adder, consequently enhancing the overall speed, the carry-select adder was also implemented and compared to the original ripple carry adder. The carry-select adder is composed of three 4-bit adder to its carry out which controls the ripple carry adder blocks whereby the carry out of the first ripple carry adder selects which of the other two ripple carry adders to send to the output. In this case the limiting factor is the delay from the input of the first 4-bit ripple-carry multiplexer.



Fig.3 Dual Mode Square Adder

# **III. SIMULATION AND TIMING**

The controller is synchronous to the clock and transitions through the various states occur on the rising clock edge. Upon entering the initialize state, the LOAD\_cmd is generated. During each test state, the LSB is

## ISSN- 2321-2055 (E)

## http://www.arresearchpublication.com

# IJEEE, Volume 07, Issue 01, Jan- June 2015

sampled. If the LSB was high, the add state is entered and the controller generates the ADD\_cmd. The input, A\_in, is only loaded into the register on the rising edge of the LOAD\_cmd signal and remains in the register until the next time the LOAD\_cmd signal is asserted. If the Multiplier\_Result receives a SHIFT\_cmd without a prior ADD\_cmd, the register will be shifted logically to the right. If the ADD\_cmd precedes the SHIFT\_cmd, bits 1 to 7 of the register will be placed into positions 0 to 6 while the 9 inputs bits from the adder will be placed into positions 7 to 15 of the register. This is essentially equivalent to storing the adder results and then shifting the entire register.



**Fig 4 Multiplicand** 



Fig 6 Multiplier Result







Fig 7 Ripple Carry Adder

ISSN-2321-2055 (E)

http://www.arresearchpublication.com

IJEEE, Volume 07, Issue 01, Jan- June 2015

<b>⊡-</b> ∏u/inst_csa8ha	00100011	11101101	[11]	01110					
<b>⊡-∏</b> /inst_csa8lfb	00001101	11011011		0000000		01110111	10110010		
📕st_csa8lc_out	0								
<b>⊡-1</b> sa8/add_out	00110000	11001000		11101110		01100101	1010000		
<b>⊡-</b> csa8lc_temp	001010	111010		001000		111010		111000	111010
€-1 "Bladd_temp0	0010	1011		1110		0101	1001	1011	<u>)</u> 0100
🖅 "Bladd_temp1	0011	1100		1111		0110	1010	(1100	0101
Nov	189906D ns	11.11.11.11.11 12:	1	123200		123300		123400	
Cursor 1	17427 ns								

#### Fig 8 Carry Select Adder

## **IV. CONCLUSION**

The goal of the project, to design multiplier using the DM<sup>2</sup> adder, was achieved. The multiplier was designed, coded in VHDL and simulated using the appropriate caddence tools. As an added value to the project, several designs were implemented in order to compare speed and area. Designs were also synthesized using various targets. The place & route for the modules are going on. As mentioned, the energy dissipation is reduced and performance is increased.

## V. NOMENCLATURE

 $DM^2$  – Dual Mode Square Adder.

VHDL – V (VHSIC- Very High Speed Integrated Circuit) Hardware Description Language

LSB – Least Significant Bit

#### REFERENCES

- [1] A Low Energy and High Performance DM<sup>2</sup> adder, Itamar Levi, Amir Albeck, Alexander Fish, *Member*, *IEEE*, and ShmuelWimer, *Member*, *IEEE*, *june 2014*.
- [2] B. R. Zeydel, D.Baran, and V. G. Oklobdzija, "Energy-efficient design methodologies: High-performance vlsi adders," *IEEE J. Solid-StateCircuits*, vol. 45, no. 6, pp. 1220–1233, Jul. 2010.
- [3] W. Shen, Y. Cai, X. Hong, and J. Hu, "An effective gated clock tree design based on activity and register aware placement," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 18, no. 12, pp. 1639–1648, Dec. 2010.
- [4] M. Alioto, "Ultra-low power VLSI circuit design demystified and explained: A tutorial," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 59, no. 1, pp. 3–29, Jan. 2012.
- [5] True Minimum Energy Design Using Dual Below-Threshold Supply Voltages, kyungseok kim, Agarwal V.D (VLSI DESIGN) IEEE, 2011 24<sup>th</sup> conference.

## ISSN-2321-2055 (E)

### http://www.arresearchpublication.com

# IJEEE, Volume 07, Issue 01, Jan-June 2015

- [6] High-speed parallel multiplier with redundant-code algorithm using multiple-valued MOS current-mode circuits, He Chengming, sun Yi-he, 4<sup>th</sup> conference on 2001.
- [7] S. Wimer, A. Albeck, and I. Koren, "A low energy dual-mode adder," *Comput. Electrical Eng.*, vol. 61, no. 5, pp. 1524–1537, Jul. 2014.[8] A. Kaizerman, S. Fisher, and A. Fish, "Subthreshold dual mode logic," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 21, no. 5, pp. 979–983, May 2013..///;.